Abstract-This paper presents a novel technique to reduce the power consumption and potentially improve the conversion speed of successive approximation register (SAR) ADCs. Conventional SAR ADCs use binary search algorithm and they update only one bound, either the upper or lower bound, of the search space during one conversion cycle. The proposed approach, referred to as accelerated-SAR, is capable of updating both the lower and upper bounds during a single conversion cycle. Even in cases that it can only update one bound, the proposed technique updates the bound more aggressively during the conversion. Logic circuits to execute the accelerated-SAR operation are developed. The proposed techniques are implemented in a 0.5V 10-bit ADC. Simulation results are presented to validate the proposed techniques.
I. INTRODUCTION
Low-voltage low-power analog to digital converters (ADCs) are in strong demand due to the emerging applications, including implantable medical devices, wearable consumer electronics, and Internet of Things (IoT) devices. Among various ADC implementation techniques, successive approximation register (SAR) ADC topology is particularly attractive in the design of low-voltage low-power ADCs. In general, such ADCs have excellent capability to simultaneously achieve reasonable resolutions, moderate conversion speed and low power consumption. Driven by the strong desire to lower power consumption, circuit power supply voltages have been continuously scaling down. For example, many modern circuits operate with supply voltage below 1V; and one of the current trends in low-power design is to have the transistors operating in sub-threshold or near-threshold region [1] . With such aggressively scaling down power supply voltage, it becomes more and more difficult to design SAR ADCs (in fact, all ADCs) with reasonably high resolutions. The fundamental reason behind this challenge is that signal swing is always proportional to supply voltage; but the noise floor does not proportionally scale down (sometimes even increases) with the reduction of supply voltage.
To address this problem, an interesting solution that has been presented in recent literature [2] , [3] , [4] , [5] , [6] , [7] is to replace the voltage based comparison (voltage comparators) by Voltage-to-Time based Comparison (VTC) in SAR ADC design. Since the low supply voltage does not provide adequate headroom for amplifying the signal in voltage mode, the VTC-based approach converts voltage difference into time (delay) difference via voltage controlled delay line (VCDL). Subsequently, the delay difference can be detected by a phase detector (PD) circuit, which completes the comparison. For a given voltage difference, we can increase the time difference by adding more stages in VCDL. The relation between the delay difference and the input voltage difference is referred to as voltage-to-time gain in literature [2] . Clearly, to increase the voltage-to-time gain (thus higher resolution), the overall VCDL delay has to increase, which negatively impacts the ADC conversion speed. Thus, techniques that can improve the speed of VTC-based ADCs without demanding small VCDL delays are strongly desirable.
An N-bit SAR ADC typically requires one sampling cycle and N conversion cycles (one cycle for a bit) to digitize an input voltage. If the number of conversion cycles for an ADC input can be reduced, it not only potentially improves ADC overall conversion speed, but also significantly reduces circuit power consumption. Motivated by these observations, this paper presents an accelerated-SAR method to reduce the number of conversion cycles in SAR ADC operations. Currently, all SAR ADCs implement binary search algorithm to find the voltage level that is closest to the ADC input. During one conversion cycle, the binary search algorithm reduces the search space by half and it updates only one bound, either the lower bound (LB) or the upper bound (UB), of the search space. The accelerated-SAR method presented in this paper is capable of updating both LB and UB during a single conversion cycle. Even in cases that it can only update one bound, the proposed technique updates the bound more aggressively (more than half). In additional, logic circuits for implementing the accelerated-SAR are developed. The proposed approach and circuit techniques have been implemented in a 0.5V 10-bit SAR ADC circuit. Circuit simulation results are presented to validate the developed techniques. There are other techniques [8] , [9] reported in literature to reduce SAR ADC conversion cycles and power consumption. These techniques are effective when ADC input signals have the characteristic of short bursts followed by long periods of stationary values. The proposed technique does not require such ADC input characteristic.
The rest of the paper is organized as follows. Section 2 briefly discusses VTC-based SAR ADCs. The accelerated SAR principle is explained in Section 3. Logic circuits for performing accelerated SAR operation are presented in Section 4. Simulation results that demonstrate the validity of the proposed techniques are given in Section 5 and the paper is concluded in Section 6. 
II. VTC-BASED SAR ADC
Similar to traditional SAR ADCs, VTC-based SAR ADCs also employ digital to analog converters (DACs) to generate different voltage levels for comparison. Typically the DACs are implemented using charge scaling binary-weighted capacitor arrays due to their low-power advantage. When the converter resolution is relatively high, capacitor arrays with splitting capacitors are often used to reduce the total capacitance of the array [5] . During conversion operations, a VTC-based ADC first converts DAC voltage outputs to time information, typically delays, by VCDLs; and then compares the delays using a PD circuit as shown in Figure 1 [2] .
The VCDLs in VTC-based ADCs are often implemented using current starving techniques. Figure 2 (a) shows the VCDL used in [2] . It is implemented by cascading two types of delay cells, which are basically inverters with current limiting capability. The currents of all the delay cells with odd position numbers are limited by NMOS devices, whose gates are controlled by input V in+ . Meanwhile, the delay cells in even positions have PMOS current limiting devices controlled by input V in− . Hence, the total delay of the VCDL is controlled by V in+ − V in− . A PD circuit [2] that can be used to compare the VCDL delays is shown in Figure 2 (b). The cross-coupled inverters INV1 and INV2 form the latchtype amplifier that senses the difference between the arrival times of signals V in+ and V in− . M 5 and M 6 are in serial connection with the discharging paths of the inverters. Hence, when input signals are low, M 5 and M 6 are off, disabling the operation of the inverters. Meanwhile, PMOS M 1−4 pull the cross-coupled internal nodes to V DD . When one input switches to high before the other, the inverter controlled by the early arrival signal will first start to discharge its output and subsequently trigger the regeneration process to complete the comparison. The generated output will be stored by the latch consisting of Nand1 and Nand2.
An important trade-off in VTC-based ADC design is in selecting the number of delay cells in VCDL. Using a large number of cell enables the VCDL to convert a small voltage difference to relatively large delay change. Therefore, the ADC can achieve a high resolution. However, the large number of delay cells also results in longer conversion time. Hence, new techniques that can improve the conversion speed of VTCbased ADCs are strongly needed. 
III. ACCELERATED-SAR PRINCIPLE
SAR ADC implements binary search algorithm to find the level that is closest to the ADC input. During each conversion cycle, it reduces the search space by half via updating either the LB or UB of the search space according to the comparator or PD circuit output. To speed up the conversion process as well as to reduce power consumption, the proposed accelerated-SAR approach updates both the LB and UB within a single conversion cycle in some scenarios. In other scenarios, it more aggressively reduces the search space (by more than half). To enable the accelerated-SAR operation, two additional PDs are added to the conventional VTC-based SAR ADC as shown in Figure 3 (a). The PD circuit in the middle, whose output is labeled as P M , is called main PD. It determines the relation (greater or smaller) between V DAC+ and V DAC− . The offset of the PD circuit is typically small via careful circuit design and calibration [10] . Also, the voltage-to-time gain of the VCDL is designed to have large value such that a small voltage input can be converted to a large delay change. Hence, we can ignore the offset of the PD circuit in the discussion. As a result, the relation between P M and VCDL inputs (DAC outputs) is depicted in Figure 3 (b).
The lower-positioned PD, whose output is labeled as P A+ , is referred to as auxiliary positive PD. It compares the delay of the entire top VCDL and the delay of a portion of the bottom VCDL. To have the former smaller than the latter, V DAC+ has to be adequately larger than V DAC− . Unlike the main PD that compares the delays of two identical VCDLs, the auxiliary PD compares the delays of asymmetric branches of the circuit. uncertain region that the auxiliary PD may produce different results due to process and temperature variations. We refer to this uncertain region as uncertainty band (uBand) and its width is
Since the minimum voltage to be distinguished by the ADC is V LSB , we round V δ to a value that is a multiple of V LSB . We call the rounded value as enforced uBand and denote it as V ∆ . Note that the enforced uBand should completely enclose the original uband. In addition, we use V A to represent the starting voltage of the enforced uBand. Figure 3 (c) shows the relation between P A+ and the DAC outputs. In the figure, the uBand is represented by the shaded rectangle and the enforced uBand is represented by the unshaded rectangle. Similarly, the upper PD is referred to as auxiliary negative PD and its output is denoted as P A− . The relation between its output and DAC outputs is depicted in Figure 3 (d) . Figure 4 illustrates how the search space is refined during both conventional SAR and accelerated-SAR operations. The left side of the figure corresponds to the conventional SAR operation, which only uses a single PD (the main PD). If P M = 1, V DAC+ > V DAC− , implying that the ADC input V in is larger than V D , the voltage level specified by the code in the SAR register. This is because the DAC output is related to V in and V D by the relation: [11] . In this case, it updates the lower bound (LB) of the search space to V D . On the contrary, the search process updates the upper bound of the search space when P M = 0.
The right side of the figure illustrates the search process in the accelerated-SAR operation. Due to the inherent relations between the VCDL outputs, there are only four possible combinations of the PD outputs. In the first case, all the PD outputs are 1, indicating 
Hence, the new UB should be updated to V D − V A . In these two cases, the accelerated-SAR operation only updates one bound of the search space. But it does so more aggressively than the conventional SAR approach.
In case 3,
In these two scenarios, the accelerated-SAR procedure updates both LB and UB.
By the aggressive search space reduction, the accelerated-SAR is capable to reach the final voltage level with less number of conversion cycles. This is illustrated in Figure 5 with a 4-bit ADC example. ADC input V in = 0.1V REF is assumed in the example. It is easy to see the ADC output should be 1000 (excess-8 code) and the conventional SAR ADC will take four conversion cycles to complete the conversion. For the accelerated-SAR operation, we assume V A = 1V LSB and V ∆ = 2V LSB . During the first conversion cycle, P M = 1 (because V in > V D = 0) and P A+ = 0 since V in is below the enforced uBand of P A+ . Then, the UB is updated from . This provides adequate information for the ADC to reach the correct output code and the conversion process is complete after two conversion cycles. Scenario 2 assumes
However, LB has been established as 0 in the previous conversion cycle, the −0.125V REF is an underestimate of the LB, due to the uncertainty associated with the uBand. Thus, the final UB and LB after the second conversion cycle should be 0.25V REF and 0, respectively. There is only one level (0.125V REF ) within this search space. The output of the main PD in the third conversion cycle will be adequate to determine the final ADC output and the entire conversion only takes three cycles.
IV. ACCELERATED-SAR LOGIC DESIGN
Following the principle discussed in Section 3, the search bound update policies in the accelerated-SAR operation can be easily derived and are depicted in Figure 6 . In the discussion, D represents the digital code in the SAR register; A and B are the digital codes corresponding to V A and V ∆ , respectively. Note that in the UB update process the newly calculated UB is always one V LSB below the actual voltage level that partitions the search space. This is due to the following common practice in ADC output coding: if ADC input is a fraction of V LSB smaller than a voltage level whose corresponding code is d, the ADC output code is d-1.
The logic circuits to implement the LB and UB update policies are given in Figure 7 . The component marked by "x<y?" carries out the function of comparing the values of inputs x and y. Its output is 1 when x<y. It can be implemented by a subtraction circuit and the carry-out of the subtractor is the circuit output. Components labeled as LB and UB are registers to store the corresponding search bounds. Note that the adder and the value-comparing components can be shared by the LB and UB update circuits since these functions are never simultaneously needed in both LB and UB circuits. Control signals S 1 and S 2 used in the circuits are described in Table I . It is easy to verify that the circuit functionalities are consistent with LB and UB update policies depicted in Figure 6 .
In the proposed approach, the SAR register is updated as follows. First, the UB and LB are compared in the bitwise manner. Starting from the MSB (indexed by subscript 1), assume the k th bit is the first bit that UB and LB are different. Then, the UB (or LB) register bits are partitioned into two groups: all the bits before the k th bit U 1 U 2 · · · U k−1 and the rest bits U k U k+1 · · · U N , assuming that ADC resolution is N. Since LB and UB agree with each other before the k th bit, U 1 U 2 · · · U k−1 is the correct ADC output code for the first k-1 bits. They can be directly loaded into the SAR register for the next conversion cycle. Also, we set the k th bit of SAR to 1 and reset the rest of the SAR bits to 0. Then, the voltage level specified by SAR will be compared with ADC input in the next conversion cycle to further refine the search space.
In Figure 8 , the circuit between the SAR and the bound (LB & UB) registers is to carry out the above function. It is implemented by cascading N basic cells, whose schematic is given at the right side of the figure. The XOR gate inside the cell is to detect if U B i is different from LB i . If they are different, the cell output C i will be 1. C i is also 1 when its previous cell output C i−1 is 1. This is implemented by the OR gate in the cell. If C i is 0, U B i is given to cell output D i , which is connected to the load input of the SAR. If C i = 1 and C i−1 = 0, the i th bit is the first bit that UB and LB are different. Thus, the cell out D i will be 1. Finally, if C i = 1 and
The operation of the above circuit can be further explained using the 4-bit ADC example given in Figure 5 . The discussion assumes Scenario 2 takes place during the conversion. Before the first conversion cycle, UB is set to 1111 and LB is reset to 0000. The MSB is the first bit that UB and LB are different. Hence, 1000 is loaded into SAR. These values are tabulated in the rows belonging to the group of "before conv." in Table II .
As discussed earlier, after the first conversion, the UB and LB are updated to 1010 and 1000, respectively. Hence, the third bit is the first place that UB differs from LB. As a result, 1010 is loaded into SAR. Similarly, the SAR values at the end of the 2 nd and 3 rd can be determined. At the end of the third conversion cycle, LB and UB become the same; and C 4 = 0, indicating the completion of the conversion. The inverted C 4 signal enables the output register to capture the correct ADC output from the LB (or UB) register. 
The proposed techniques have been implemented in a 10-bit VTC-based SAR ADC with using a commercial 130nm CMOS technology. Both of its V DD and V REF are selected as 0.5V. Due to its differential structure, the signal swing is from −V REF to V REF . Hence its V LSB = 1/2 10 V. The basic circuit building blocks used in the implementation are given in Figures 1 and 2 . The unit capacitance used in the DAC capacitor array is 10fF. Hence the total capacitance in the DACs is 640fF. The transistor sizes used in VCDL and PD circuits are listed in Table III and Table IV , respectively. Also, the VCDL used in the design consists of 10 stages. Referring to Figure 3 , the portion of the VCDL, whose delay is compared with the delay of the entire VCDL by the auxiliary PDs, consists of two delay stages. Circuit simulations have been performed at different process corners as well as different temperatures to find the input voltage values of the VCDL that result in the delay of the portion of VCDL being larger than the entire VCDL delay. Table V lists the obtained voltages that have been rounded and expressed in terms of V LSB . Note that the maximum and minimum values are 93V LSB and 63V LSB , respectively. Thus, the uBand V δ is 93V LSB − 63V LSB = 30V LSB . In the design, we select the enforced uBand as V ∆ = 34V LSB and select V A = 62V LSB . Figure 9 shows a snapshot of the SAR register data captured during circuit simulation. The sampled ADC inputs are: V in+ = 280mV and V in− = 220mV . Hence the differential ADC input is 60mV and the corresponding digital code is 1000 1111 00. The top waveform is the clock signal; and the second waveform from the top is the ADC done signal, which indicates the completion of the conversion. The rest 10 waveforms, labeled as D 1 , D 2 , · · · D 10 , plot the data in the 10-bit SAR register. D 1 is the MSB and D 10 is the LSB. The first clock cycle in the plot is for sampling operation. Thereafter, the conversion cycle starts. At the beginning of the first conversion cycle which is marked by 1, the SAR register is set to 1000 0000 00, which is identical to that in a conventional SAR ADC. However, after the first conversion cycle, the SAR register is set to 1001 0000 00. In a conventional SAR ADC, the SAR register will be set to 1100 0000 00 after the first conversion cycle for the given ADC input. Clearly, the accelerated-SAR method approaches the final ADC output code (1000 1111 00) more quickly. After the eighth conversion cycle, the proposed ADC flags the completion of conversion by swinging signal done to 1. Meanwhile, the converted digital code is loaded into the ADC output register (and into the SAR register). As a comparison, the digital code will be available only after the 10th conversion cycles in a conventional SAR ADC circuit. Typically, the power consumption of an SAR ADC circuit is dominated by its analog blocks, especially its charge scaling DACs [12] . In this study, the average power consumptions of the analog blocks in the accelerated-SAR ADC and a conventional VTC-based SAR ADC are compared. The two ADCs used in the comparison have the same DAC, VCDL, and PD circuits, except that only one PD is used in the conventional ADC circuit. Both ADCs are operating with a 1MHz clock with 0.5V power supply. Table VI lists the values obtained from circuit simulations. It clearly demonstrates that the DAC power consumption dominates the overall power consumption. The proposed accelerated-SAR method reduces the DAC power consumption by 24%, mainly due to the reduction of required conversion cycles. The VCDL consumes more power in the proposed circuit since it has additional output loads. Also, the proposed ADC has three PD circuits and hence the total power consumption of the three PDs is much higher than the single PD power consumption in the conventional ADC circuit. Due to the dominance of DAC power consumption, the proposed method still reduces the overall power consumption by 10%. Note that 10fF unit capacitor is used in the design. In designs that use larger unit capacitors (e.g. due to mismatching concerns or process limitations), the overall power saving by the proposed method can be higher. VI. CONCLUDING REMARKS This paper presents novel techniques to accelerate the successive approximation process in SAR ADC. Different from the binary search method used in conventional SAR ADCs, which updates only one bound (either UB or LB) of the search space during one conversion cycle, the proposed method is capable of updating both UB and LB during a single conversion cycle. Circuit techniques to implement the proposed accelerated-SAR method are also developed and implemented in a 0.5V 10-bit SAR ADC. The validity of the proposed techniques have been demonstrated by circuit simulation results.
The proposed ADC topology has three phase detectors. However, there are only four validate combinations of the three PD outputs. This creates an interesting opportunity to perform online built-in-self-testing (BIST) operation for the ADC circuits. This will be investigated in our future efforts. Furthermore, unlike most conventional analog circuits that cope with uncertainties (due to process, temperature, voltage variations) via relatively expensive approaches (such as calibration, trimming, using large device sizes, etc.), the proposed circuit incorporates the consideration of uncertainties in the decision making process. This type approach becomes more desirable with device scaling down and improved efficiency of digital circuits.
